

- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
  - 16 D-Type Registers, One for Each Data Input
  - Multiplexer Selects Stored Data from Either A Bus or B Bus
  - Application-Oriented for Maximum Speed
  - Package Options Include Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs
  - Dependable Texas Instruments Quality and Reliability

## **description**

The 'HC604 multiplexed latch is ideal for storing data from two input buses, A and B, and for providing the output bus with stored data from either the A or B register.


The clock loads data on the positive-going (low-level to high-level) transition. The clock pin also controls the active and high-impedance states of the outputs. When the clock pin is low, the outputs are in the high-impedance or off state. When the clock pin is high, the outputs are enabled.

The device is optimized for high-speed operation.


These functions are ideal for interfacing from a 16-bit microprocessor to a 64K RAM board. The row and column addresses can be loaded as one word from the microprocessor and then multiplexed sequentially to the RAM during the time that RAS and CAS are active.

The SN54HC604 is characterized for operation over the full military range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC604 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

N54HC604 . . . J PACKAGE  
N74HC604 . . . N PACKAGE  
(TOP VIEW)



SN54HC604 ✓ FK PACKAGE  
(TOP VIEW)



## FUNCTION TABLE

INPUTS				OUTPUTS	
A1-A8	B1-B8	A/B	CLOCK	Y1-Y8	
A data	B data	L	↑	B data	
A data	B data	H	↑	A data	
X	X	X	L	Z	
X	X	L	H	B register stored data	
X	X	H	H	A register stored data	

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1984, Texas Instruments Incorporated

**TEXAS INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54HC604, SN74HC604**  
**OCTAL 2-INPUT MULTIPLEXED LATCHES WITH 3-STATE OUTPUTS**

logic symbol<sup>†</sup>



logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range<sup>†</sup>**

Supply voltage, V <sub>CC</sub> .....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±35 mA
Continuous current through V <sub>CC</sub> or GND pins .....	±70 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package .....	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: N package .....	260°C
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

			SN54HC604			SN74HC604			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6 V	1.5 3.15 4.2			1.5 3.15 4.2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6 V	0 0 0	0.3 0.9 1.2		0 0 0	0.3 0.9 1.2		V
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
t <sub>tr</sub>	Input transition (rise and fall) times	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6 V	0 0 0	1000 500 400		0 0 0	1000 500 400		ns
T <sub>A</sub>	Operating free-air temperature		-55	125	-40		85		°C



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54HC604, SN74HC604**  
**OCTAL 2-INPUT MULTIPLEXED LATCHES WITH 3-STATE OUTPUTS**

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC604		SN74HC604		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -20 μA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.30		3.7		3.84		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = -7.8 mA	6 V	5.48	5.80		5.2		5.34		V
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 20 μA	2 V	0.002	0.1		0.1		0.1		
		4.5 V	0.001	0.1		0.1		0.1		
		6 V	0.001	0.1		0.1		0.1		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	4.5 V	0.17	0.26		0.4		0.33		V
	V <sub>O</sub> = V <sub>CC</sub> or GND	6 V	0.15	0.26		0.4		0.33		
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	6 V	±0.01	±0.5		±10		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V		8		160		80		μA
C <sub>i</sub>		2 to 6 V	3	10		10		10		pF

**timing requirements over recommended operating free-air temperature range (unless otherwise noted)**

	V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HC604		SN74HC604		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	2 V	0	5	0	3.3	0	4	MHz
	4.5 V	0	25	0	17	0	20	
	6 V	0	29	0	20	0	24	
t <sub>w</sub>	2 V	100		150		125		ns
	4.5 V	20		30		25		
	6 V	17		25		21		
t <sub>su</sub>	2 V	75		115		95		ns
	4.5 V	15		23		19		
	6 V	13		20		16		
t <sub>h</sub>	2 V	5		5		5		ns
	4.5 V	5		5		5		
	6 V	5		5		5		

SN54HC604, SN74HC604  
OCTAL 2-INPUT MULTIPLEXED LATCHES WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted),  $C_L = 50 \text{ pF}$  (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	$T_A = 25^\circ\text{C}$			SN54HC604		SN74HC604		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\max}$			2 V	5			3.3		4		MHz
			4.5 V	25			17		20		
			6 V	29			20		24		
$t_{pd}$	A/ $\bar{B}$	Y	2 V	92	170		255		215		ns
			4.5 V	23	34		51		43		
			6 V	17	29		43		37		
$t_{en}$	CLK	Y	2 V	96	195		295		245		ns
			4.5 V	25	39		59		49		
			6 V	19	33		50		42		
$t_{dis}$	CLK	Y	2 V	84	200		300		250		ns
			4.5 V	30	40		60		50		
			6 V	26	34		51		43		
$t_t$		Any	2 V	20	60		90		75		ns
			4.5 V	8	12		18		15		
			6 V	6	10		15		13		

$C_{pd}$	Power dissipation capacitance per latch	No load, $T_A = 25^\circ\text{C}$	100 pF typ
----------	---	-----------------------------------	------------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted),  $C_L = 150 \text{ pF}$  (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	$T_A = 25^\circ\text{C}$			SN54HC604		SN74HC604		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	A/ $\bar{B}$	Y	2 V	110	225		385		320		ns
			4.5 V	28	51		77		64		
			6 V	21	44		65		56		
$t_{en}$	CLK	Y	2 V	120	280		425		350		ns
			4.5 V	30	56		85		70		
			6 V	23	48		72		61		
$t_t$		Any	2 V	45	210		315		265		ns
			4.5 V	17	42		63		53		
			6 V	13	36		53		45		

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265