

PNP
BDX 66, A, B, C
NPN
BDX 67, A, B, C



**MEDIUM-POWER COMPLEMENTARY
SILICON TRANSISTORS**

... for use as output devices in complementary general purpose amplifiers applications.

- High DC current gain
HFE = 4000 (typ) @ $I_C = 5.0 A_{dc}$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

MAXIMUM RATINGS


Rating	Symbol	BDX 66 BDX 67	BDX 66A BDX 67A	BDX 66B BDX 67B	BDX 66C BDX 67C	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	60	80	100	120	Vdc
Collector-Emitter Voltage	V_{CBO}	60	80	100	120	Vdc
Emitter-Base Voltage	V_{EB}	5				Vdc
Collector Current - Continuous	I_C	16				A _{dc}
Collector Current - Peak	I_{CM}	20				A _{dc}
Base Current	I_B	0.25				A _{dc}
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	150 0.85				Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200				$^\circ C$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

(1) Pulse Test: Pulse Width = 2 ms, Duty Cycle $\leq 10\%$



FIGURE 1 - DARLINGTON CIRCUIT SCHEMATIC



16 AMPERES

**DARLINGTON
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**60, 80, 100, 120 VOLTS
150 WATTS**



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

**CASE 11
(TO-3)**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min.	Max.	Unit
----------------	--------	------	------	------

OFF CHARACTERISTICS


Collector-Emitter Breakdown Voltage (1) ($I_C = 100 \text{ mAdc}$)	BDX66, BDX67 BDX66A, BDX67A BDX66B, BDX67B BDX66C, BDX67C	$V_{CE(sus)}$	60 80 100 120	— — — —	Vdc
Collector-Emitter Cutoff Current ($I_B = 0$) $V_{CE} = 30 \text{ V}$ $V_{CE} = 40 \text{ V}$ $V_{CE} = 50 \text{ V}$ $V_{CE} = 60 \text{ V}$	BDX66, BDX67 BDX66A, BDX67A BDX66B, BDX67B BDX66C, BDX67C	I_{CEO}		3.0 3.0 3.0 3.0	mAdc
Collector Cutoff Current ($V_{CB} = \text{rated } V_{CBO}$, $I_E = 0$) $T_C = 25^\circ\text{C}$ ALL TYPES		I_{CBO}		1.0	mAdc
Collector Cutoff Current ($T_j = 200^\circ\text{C}$) ($I_E = 0$) $V_{CB} = 40 \text{ V}$ $V_{CB} = 50 \text{ V}$ $V_{CB} = 60 \text{ V}$ $V_{CB} = 70 \text{ V}$	BDX66, BDX67 BDX66A, BDX67A BDX66B, BDX67B BDX66C, BDX67C	I_{CBO}		5.0 5.0 5.0 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5 \text{ Vdc}$, $I_C = 0$)	ALL TYPES	I_{EBO}		5.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($V_{CE} = 3 \text{ Vdc}$, $I_C = 10 \text{ A}$) (c)	ALL TYPES	h_{FE}	1000	—	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)		$V_{CE(sat)}$	—	2.0	Vdc
Base Emitter On Voltage ($I_C = 10 \text{ Adc}$, $I_B = 3.0 \text{ Adc}$)		$V_{BE(on)}$	—	2.5	Vdc

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of figure 2 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown limitations do not derate the same as thermal limitations. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN415A)

FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – DC CURRENT GAIN




FIGURE 5 – SMALL SIGNAL CURRENT GAIN




FIGURE 6 – POWER DERATING

