

Silicon NPN Power Transistors

BUV23

DESCRIPTION


- With TO-3 package
- High DC current gain
- Very fast switching times
- Low collector saturation voltage

APPLICATIONS

- Designed for high current,high speed and high power application.

PINNING(see fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector

Absolute maximum ratings ($T_c=25^\circ\text{C}$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	400	V
V_{CEO}	Collector-emitter voltage	Open base	325	V
V_{EBO}	Emitter-base voltage	Open collector	7	V
I_C	Collector current		30	A
I_{CM}	Collector current-peak		40	A
I_B	Base current		6	A
P_T	Total power dissipation	$T_c=25^\circ\text{C}$	250	W
T_j	Junction temperature		-65~200	$^\circ\text{C}$
T_{stg}	Storage temperature		-65~200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	MAX	UNIT
R_{thj-c}	Thermal resistance junction to case	0.7	$^\circ\text{C}/\text{W}$

Silicon NPN Power Transistors

BUV23

CHARACTERISTICS

T_j=25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CE(SUS)}	Collector-emitter sustaining voltage	I _C =0.2A; I _B =0; L=25mH	325			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =50mA; I _C =0	7			V
V _{CEsat-1}	Collector-emitter saturation voltage	I _C =8 A; I _B =1.6A			0.8	V
V _{CEsat-2}	Collector-emitter saturation voltage	I _C =16 A; I _B =3.2 A			1.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =16 A; I _B =3.2 A			1.5	V
I _{CEX}	Collector cut-off current	V _{CE} =400V; V _{BE} =-1.5V T _C =125°C			3.0 12	mA
I _{CEO}	Collector cut-off current	V _{CE} =260V; I _B =0			3	mA
I _{EBO}	Emitter cut-off current	V _{EB} =5V; I _C =0			1.0	mA
h _{FE-1}	DC current gain	I _C =8A ; V _{CE} =4V	15		60	
h _{FE-2}	DC current gain	I _C =16A ; V _{CE} =4V	8			
f _T	Transition frequency	I _C =2A ; V _{CE} =15V; f=4MHz	8.0			MHz

Switching times

t _{on}	Turn-on time	I _C =16A ; I _{B1} =-I _{B2} =3.2A V _{CC} =100V ; R _C =6.25Ω			0.8	μs
t _s	Storage time				2.5	μs
t _f	Fall time				0.4	μs

Silicon NPN Power Transistors

BUV23

PACKAGE OUTLINE




Fig.2 Outline dimensions